Given the ever-increasing advances of digital microfluidic biochips and their application in a wide range of areas including bio-chemistry experiments, diagnostics, and monitoring purposes like air and water quality control and etc., development of automated design flow algorithms for digital microfluidic biochips is of great importance. During the course of last decade there have been numerous researches on design, adaptation and optimization of algorithms for automation of digital microfluidic biochips synthesis flow. C h a p t e r 1 MICROFLUIDICS Over the past decade, microfluidics as a valuable technology has played an
However, the initial assumption of researchers about absence of faults and deficiencies before and during execution of bio-assays has been proven always not to be the case. Thus, during the past few years researchers have placed great focus on fault-tolerance and fault-recovery of digital microfluidic biochips.
In this dissertation we initially introduce proposed architectures for pinconstrained digital microfluidic biochips; the proposed architectures are designed with the aim of improving overall functionality and also at the same time ameliorating fault-tolerance of digital microfluidic biochips in mind.
The proposed architectures in this dissertation include general-purpose fieldprogrammable pin-constrained architecture and field-programmable cell array pinconstrained architecture. Comparing the general-purpose field-programmable pinconstrained architecture versus the base architecture dimension of the array of electrodes is reduced by 33%. Also, regarding number of electrodes and controlling pins 20% and 3% reductions are observed, respectively. Both architectures provide similar performance in terms of microfluidic operation times. However, droplet routing times are reduced by 17%. Finally, given the aforementioned factors 2% reduction is achieved in total times.
Considering the base architecture versus the field-programmable cell array architecture dimension of array of electrodes is reduced by 10%. Regarding the number of electrodes and controlling pins 1% and 8% reductions are observed, respectively. Both architectures provide similar performance in terms of microfluidic operation times. Regarding droplet routing time 12% reduction, versus the base architecture, is achieved. Finally, considering the total bioassay execution time 1% reduction is achieved.
Next, we explain fault-tolerance concepts within the context of pin-constrained digital microfluidic biochips; then we attempt to investigate fault-tolerance of the proposed digital microfluidic architectures versus the base architecture in presence of faults occurrences affecting mixing modules and Split / Storage / Detection (SSD) modules.
important role in automating and minimizing biochemical processes. Microfluidic devices allow us to use much less fluid (on a volumetric scale) than conventional fluids in milliliters, as well as conventional laboratory devices, and there is no need for conventional laboratory devices. Residual technology enables us to perform many chemical experiments on laboratory devices on a chip (i.e. Lab-On-Chip (LoC). Laboratory devices on a chip perform a variety of biochemical functions such as diagnostic tests (In-Vitro) and immunoassays, DNA polymerase chain reaction (PCR) [1] .
This thesis addresses digital microfluidic biochips (DMFB), in which the droplets are controlled individually and simultaneously on a two-dimensional array of cells (electrodes). A major advantage of digital microfluidic biochips is their reconfigurability, ease of integration and scalability [2] . Figure 1 . A typical DMFB device [1] 2
The benefits of digital microfluidic biochips are as follows [3] :
 Absence of mechanical components: All recycling operations are carried out between the upper and lower two layers of the bio-chip.
 No need for channels: The gap between the two plates is filled by the filler fluid.
 Ability to independently control droplets: to apply localized electric humidification force.
 Controlling or preventing evaporation: The filler (oil) surrounding the droplets prevents evaporation.
 Non-use of electric current: Despite capacitive currents, it does not occur to avoid direct sample heating and electrochemical reactions. The first microfluidic operation is to keep the drop constant, by applying voltage to the electrode beneath the drop. This is important because all the droplets on the biochip must be kept in place during storage on the biochip, otherwise the droplet may slip and the process may be disrupted.
The second microfluidic operation is droplet transfer which occurs by applying voltage to one of the adjacent electrodes and simultaneously deactivating the electrode below the droplet.
The third microfluidic operation is to merge the two droplets together. In this operation, two droplets are moved adjacent to each other and then the electrode beneath one of the droplets is deactivated while the electrode is still active beneath the other droplet.
The fourth microfluidic operation is to divide a drop into two droplets of approximately identical volumes; this involves activating electrodes adjacent to the droplet (left and right electrodes, or top and bottom electrodes) and simultaneously disabling the electrode beneath the droplet. Ideally, the large droplet will be split into two droplets with approximately equal volumes due to tendency to move towards the active electrodes.
The fifth microfluidic operation is to combine two droplets to obtain a uniform and homogeneous combination of the two droplets; first, by using the merging operation, the two droplets are combined, then moved the droplet on a specified 5 path of electrodes for a specified period of time. The movement is to obtain a uniform and homogeneous droplet.
Synthesis of digital microfluidic biochips consists of three primary stages:
Scheduling, Placement, and Droplet Routing, and two preliminary stages of Pin-Mapping and Pin Routing [11] . The following describes the structure of a digital microfluidic system and each step of the automation process for the physical design of a digital microfluidic biochip. Scheduling is the first step in the synthesis of DMFBs. Each microfluidic operation is given an exact start and end time. The performance of the scheduling algorithm must be such as to ensure that no operations are initiated before the end of its parent operations and that there are sufficient resources available to execute the operations that are scheduled simultaneously [1] .
After the scheduling phase is over, it is time to start the placement phase. The placement phase decides where to execute microfluidic operations on the surface of the DMFB device [1] .
After the timing of the operations and the placement of the modules on the surface of the 2D array of electrodes, it is time for the droplet routing step. At this stage, the routing operation of the liquid droplets is performed to move between the input reservoirs and the modules, between the modules and the movement from 6 the modules to the output reservoirs. At the routing stage, it must be ensured that the droplet reaches its designated destination and does not interfere with other droplets [1] .
After the droplet routing step is completed, an optional step is sometimes pinmapping. Digital microfluidic biochips pin-mapping schemes can be categorized as individually addressable pins (sometimes referred to as direct addressing), pinconstrained and active-matrix.
Finally, the last step in the synthesis is the routing of the wires. The electrodes are located on the bottom plate of the digital microfluidic bio-chip, and routing the wires is done beneath this substrate onto one or more layers of the printed circuit board (PCB) or other material including glass [7] or paper [8] [9] . Here are some overviews of suggested solutions: Time Overhead: We will have to use other modules due to permanent hardware faults in modules, which in most cases will result in increased operation time and droplet routing time.
Space Overhead: Other modules should be used if possible, in order to avoid faulty modules.
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The following can be mentioned in terms of improvements to the proposed DMFB architectures:
 Improvements in DMFB hardware (reduction of DMFB dimensions, reduction of the number of electrodes and control pins used to drive the DMFB device)  Significantly decreasing the droplet routing time that the overall execution time of bioassays is decreased.
 Adding hardware/software fault-tolerance capability so that even in the event of destructive (permanent) faults, the DMFB can continue to operate and perform biological tests.
8
C h a p t e r 2
PROPOSED DMFB ARCHITECTURES
In this section, we introduce and evaluate the performance of fault-tolerant digital microfluidic biochip architectures. In the process of designing the proposed architectures, special attention has been paid to improving fault tolerance. We will first introduce the benchmark architecture, which will be used to compare the performance of the proposed architectures in this chapter.
Before presenting the proposed architectures, we introduce a set of commonly used bioassays along with their characteristics. We then introduce the proposed digital biochip architectures and examine the performance of the architectures assuming no faults and faults. Finally, we describe the addition and improvements on fault tolerance in digital pin-constrained biochips. Adding fault tolerance capability to this chapter is associated with the mixing modules along with the splitting/storing/detecting modules.
 PCR or polymerase chain reaction is a method of amplifying small amounts of DNA or RNA for use in laboratory applications. Digital microfluidic biochips are used to perform a set of recursive PCR experiments. After storing the location of the routing columns in the vrt and hrt variables, it is necessary to assign pins to each of the columns according to the type of column (vertical or horizontal).
In lines 6 to 9, each of the values in the vrt variable is read and assigned shared pins 1 to 3. In lines 10 through 12, each of the values stored in the hrt variable is read and assigned shared pins 4 to 6. Shared pins are used to reduce the total number of pins needed to address the electrodes of routing columns.
After assigning pins to the electrodes of the routing columns, we proceed to assign pins to the mixing modules. In lines 14 to 18, the electrodes within the mixing 14 modules are assigned with the shared pins 7 to 12. Due to the need for separate controls for the I/O electrodes and the holder electrodes in the mixing modules, we assign separate pins to each I/O electrode and the holder.
In the following, pin assignment to splitting/storage/detection modules is discussed. For this purpose, lines 20 to 23 allocate independent pins to input/output electrodes and holders of each splitting/storage/detection modules.
Due to potential deadlocks in the routing process, a module is assigned as the routing buffer. In the last step of the pin mapping algorithm, lines 25 to 28 allocate independent pins to the I/O electrodes and holder for the routing buffer module.
In the following, we examine the performance of general-purpose field- Field-programmable Pin-constrained Cell Array (FPCA) Architecture
In the design of field-programmable pin-constrained Cell Array (FPCA) [5] architecture the cells are utilized as the basic structure; each cell comprises of a certain number of mixing modules as well as splitting/storage/detection modules.
The overall structure of the FPCA architecture is a constructed of number of cells.
For example, the FPCA architecture presented below is made up of four basic cells.
Each cell has two mixing modules and four splitting/storage/detection modules. After storing the location of the routing columns in the vrt and hrt variables, it is necessary to assign pins to each of the columns according to the type of column (vertical or horizontal).
In lines 6 to 9, each of the values in the vrt variable is first read and then assigned to the shared pins 1 to 3. Shared pins are used to reduce the total number of pins needed to address the electrodes of routing columns.
In lines 10 through 12, each of the values stored in the hrt variable is read and then assigned to the 4 to 6 shared pins. Shared pins are used to reduce the total number of pins needed to address the electrodes of routing columns.
In the following, we investigate the performance of the FPCA architecture in 
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Here's a look at how different parameters of the FPCA architecture are compared to those of the FPPC architecture. The fault-tolerance capability of in GFPC [4] and FPCA [5] architectures includes fault-tolerance in mixing modules, splitting/storage/detection modules, and droplet routing paths; as we will discuss each of these in detail later.
Fault-Tolerance in Mixing Modules
In this section, we describe the failure of mixing module and its impact on the bioassay process. Figure 11 . Faults affecting mixing modules The use of mixing modules affected by permanent faults can disrupt the process of performing the bioassay. Simply put, if the electrode in the mixing module is defective when the droplet passes through the defective electrode, it will not be 22 possible to activate and apply the electric field to that electrode and thus the droplet will not be able to move. Therefore, the processing of bioassay is interrupted. If the permanent fault in the mixing module electrode is not detected prior to performing the bioassay synthesis process, the faulty mixing module will be used in the bioassay execution process 23 and thus the execution process will be disrupted. The proposed solution is to modify the existing algorithms in order to skip the defective mixing module from the set of modules for bioassay execution. 
Fault-Tolerance in Splitting/Storage/Detection Modules
In this section we describe the permanent faults in the division/storage/detection module and its impact on the bioassay execution process. If there are any permanent faults in the splitting/storage/detection module electrode prior to performing the bioassay synthesis process, it will result in disruption of the test execution process. The proposed solution is to modify the existing algorithms in such a way as to skip the faulty splitting/storage/detection modules from the set of modules available for bioassay execution; therefore, no operations are inserted and thus there will be no droplets in the faulty splitting/storage/detection module. 
Fault-Tolerance of Droplet Routing Pathways
Regarding the fault-tolerance of routing paths, since the proposed architectures provide multiple paths for droplet routing, alternative embedded paths can be used in the event of a permanent breakdown at one of the routing pathway electrodes.
Whereas in the benchmark architecture there is only one path for droplet routing and any breakdown in the pathway electrodes will affect the performance of the DMFB architecture.
Conclusion
In this chapter, we first introduced a set of benchmark tests in relation to DMFB devices, and then presented the proposed fault-tolerant architectures. Then we compared the performance of the proposed architectures with the benchmark FPPC architecture. Finally, we explained the concepts of fault-tolerance in different parts of DMFB architectures and how to deal with the occurrence of permanent faults in each segment.
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As detailed comparisons of the various parameters of the proposed architectures showed, the proposed architectures provide a better performance along with improved fault-tolerance.
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C h a p t e r 3
FAULT-TOLERANCE EVALUATION RESULTS
After introducing the proposed architectures in the previous chapter, this chapter examines the performance of the proposed architectures in the event of a breakdown in different parts of the DMFB architecture. We first compare the performance of the proposed architectures in the presence of the failure of the mixing module. Next, we examine the performance of the proposed architectures compared to the benchmark architecture in the presence of splitting/storage/detection module failures. Finally, we refer to fault-tolerance in routing buses [6] .
As can be seen in the following table, in the case of the GFPC and FPCA architectures, the dimensions of the array are 21 × 11 and 21 × 17, with respectively, 169 and 235 electrodes and 237 and 58 control pins.
As shown in table, in case of GFPC architecture, there is a 42% reduction in array dimensions, 29% decrease in the number of electrodes, and an 8% decrease in the number of pins compared to the FPPC architecture. In case of FPCA architecture there is a 10% reduction in array size, 1% decrease in the number of electrodes and an 8% decrease in the number of control pins. In simulating the occurrence of permanent faults in the proposed architectures, only the first (most used) module of any type (mixing module, or splitting/storage/detection module) is assumed to be faulty.
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Failure in Mixing Modules
In DMFB architectures, a group of shared pins are assigned to the modules; therefore, even if one of the mixing modules fails, it may be time-consuming or even impossible to use. Therefore, we modify the existing algorithms so that the synthesis flow skips the faulty module, and instead uses other existing modules if possible.
Comparison of Mixing Module Failures in GFPC Architecture versus the FPPC Benchmark Architecture
Previously, we compared the performance of the proposed GFPC architecture and the FPPC benchmark architecture in the normal conditions without the occurrence of permanent faults. In this section, we intend to examine the performance of the aforementioned architectures in the presence of permanent faults in the mixing module [6] . It should be noted that in connection with the assumption of permanent malfunction of the mixing module, we used the first module (the most frequently used module) as the faulty module. In this section, we intend to examine the performance of the FPCA and benchmark FPPC architectures in the presence of permanent faults in the mixing module [6] .
It should be noted that in connection with the assumption of permanent malfunction of the mixing module, we used the first module (the most frequently In this section, we intend to examine the performance of the aforementioned architectures in the presence of permanent faults in the splitting/storage/detection module [6] . It should be noted that in connection with the assumption of permanent malfunction of the splitting/storage/detection module, we used the first module (the most frequently used module) as the faulty module.
The benchmark column represents the type of bioassay applied on the DMFB. The 
Conclusion
In this chapter, we presented the simulation results of faults affecting modules of various DMFB architectures; we did the simulations for mixing modules and the splitting/storage/detection modules.
